Multi-SERDES PHY SATA3/PCIe2/XAUI/Fiber Channel

The Innosilicon Multi-SERDES PHY is a highly configurable design that supports SATA3, PCIe2 and XAUI with full compliance. High data rates are accurately achieved through fully programmable TX drivers and auto-calibrated on-die terminations.

The design is completely self-contained including: I/O pads, primary and secondary ESD for simple integration and production testing is simplified through at-speed BIST, loopback and boundary scan.

As with all Innosilicon IP, we are ready to provide the custom solution that meets your needs.

KEY FEATURES:

All major processes fully covered, such as 110nm, 55nm to 28nm, 22nm, 14nm, 12nm, 8nm, 7nm, 6nm, 5nm.
Compliant with SATA3(6Gb/s), PCIe4.0(16Gb/s), USB3.1(10Gb/s) and XAUI(3.125Gb/s)
TX drivers are programmable for amplitude, slew rate and de-emphasis to ensure a 200mV to 800mV signal window as appropriate.
On-die terminations are auto-calibrated during handshake for both value and matching
Incorporates spread spectrum clocking (SSC) for all interface implementations with control for spectrum offset, range shape and skew rate
Embedded primary & secondary ESD protection
Integrated IO pads
Production test support is optimized through high coverage at-speed BIST, loopback and boundary scan support

INNOSILICON ADVANTAGES:

Low power consumption
Fully customizable
Small area
Simple integration process
Available options include

lTest chips and test boards
lFPGA integration support
lChip level integration support

BLOCK DIAGRAM:

EXAMPLE APPLICATIONS:

一键启动，简化您的下一个产品设计流程！

输入您的IP需求