FINFET HPC standard cells

The Innosilicon FINFET HPC standard cells is a Optimized cell set specially targeted HPC applications that allow SoC designers to optimize any processor cores for maximum speed, smallest area, lowest power, or an optimum balance of the three for their specific application.

Very flexible cell set to ensure optimal implementation of special design input, reducing design costs and improving time-to-market. Leading edge design flow and model support help design teams achieve their processor and SoC design goals in the shortest possible time.

KEY FEATURES:

Handcrafted cell designs for routability optimization
Wide variety of specialty cells like multi-bit flip-flops, clock gating cells, etc.
Multiple beta (P:N) transistor ratios for performance.
CCS LVF timing, noise and power, different model support.
Latest DRC rules and electrical models
Custom PVT support
Optional Multi-Vdd Characterization
Including:
-Special clock cell
-Special computational cells
-Special flops
-Special Vt cell
-Special large current buffer
-Analog mesh
-clock domain cross cell
-Special dynamic logics
-SER(soft error tolerane) Trigger
etc…

INNOSILICON ADVANTAGES:

Low power consumption
Fully customizable
Small area
Simple integration process
Available options include
- Test chips and test boards
- FPGA integration support
- Chip level integration

告诉我们您的IP需求我们将提供定制化方案，满足您的所有需求！

> Interface IP Selector
> Analog IP Selector